
## EE 330 Lecture 31


## **Basic amplifier architectures**

- Common Emitter/Source
- Common Collector/Drain
- Common Base/Gate




#### **Review from Last Lecture**

Phase controlled bidirectional switching with Triacs







Quad 1 : Quad 3

Quad 1 : Quad 3

Quad 1 : Quad 3

▲ V<sub>M21</sub>

Quadrant 1


 $V_{GT1}$ 

Quadrant 2

Review from Last Lecture

## The Thyristor

A bipolar device in CMOS Processes




If this parasitic SCR turns on, either circuit will latch up or destroy itself


Guard rings must be included to prevent latchup

**Design rules generally include provisions for guard rings** 

- MOS and Bipolar Transistors both have 3 primary terminals
- MOS transistor has a fourth terminal that is generally considered a parasitic terminal




Observation:



These circuits considered previously have a terminal (emitter or source) common to the input and output ports in the small-signal equivalent circuit

For BJT, E is common, input on B, output on CTermed "Common Emitter"For MOSFET, S is common, input on G, output on DTermed "Common Source"




Amplifiers using these devices generally have one terminal common and use remaining terminals as input and output

Since devices are nearly unilateral, designation of input and output terminals is uniquely determined

Three different ways to designate the common terminal

Source or Emitter	termed Common Source or Common Emitter
Gate or Base	termed Common Gate or Common Base
Drain or Collector	termed Common Drain or Common Collector



**Common Source or Common Emitter** 


**Common Gate or Common Base** 

**Common Drain or Common Collector** 

MOS		BJT			
Common	Input	Output	Common	Input	Output
S	G	D	Е	В	С
G	S	D	В	Е	С
D	G	S	С	В	E

Identification of Input and Output Terminals is not arbitrary

It will be shown that all 3 of the basic amplifiers are useful !




**Common Source or Common Emitter** 

**Common Gate or Common Base** 


**Common Drain or Common Collector** 

**Objectives in Study of Basic Amplifier Structures** 


- 1. Obtain key properties of each basic amplifier
- 2. Develop method of designing amplifiers with specific characteristics using basic amplifier structures




## **Characterization of Basic Amplifier Structures**



- Observe that the small-signal equivalent of any 3-terminal network is a two-port
- Thus to characterize any of the 3 basic amplifier structures, it suffices to determine the two-port equivalent network
- Since small signal model when expressed in terms of small-signal parameters of BJT and MOSFET differ only in the presence/absence of  $g_{\pi}$  term, can analyze the BJT structures and then obtain characteristics of corresponding MOS structure by setting  $g_{\pi}$ =0




# The three basic amplifier types for both MOS and bipolar processes




Will focus on the performance of the bipolar structures and then obtain performance of the MOS structures by observation

## The three basic amplifier types for both MOS and bipolar processes



- Significantly different gain characteristics for the three basic amplifiers
- There are other significant differences too (R<sub>IN</sub>, R<sub>OUT</sub>, ...) as well

# The three basic amplifier types for both MOS and bipolar processes




More general models are needed to accommodate biasing, understand performance capabilities, and include effects of loading of the basic structures

Two-port models are useful for characterizing the basic amplifier structures

How can the two-port parameters be obtained for these or any other linear two-port networks?

## Two-Port Models of Basic Amplifiers widely used for Analysis and Design of Amplifier Circuits

Methods of Obtaining Amplifier Two-Port Network



1.  $v_{\text{TEST}}$  :  $i_{\text{TEST}}$  Method (considered in a previous lecture)


2. Write  $v_1 : v_2$  equations in standard form

 $v_1 = i_1 R_{IN} + A_{VR} v_2$  $v_2 = i_2 R_0 + A_{V0} v_1$ 

- 3. Thevenin-Norton Transformations
- 4. Ad Hoc Approaches


Any of these methods can be used to obtain the two-port model

 $v_{\text{test}}$  :  $i_{\text{test}}$  Method for Obtaining Two-Port Amplifier Parameters SUMMARY from PREVIOUS LECTURE




If Unilateral A VR =0

Will now develop two-port model for each of the three basic amplifiers and look at one widely used application of each



#### Parameter Domains for Small-Signal Models for Any Devices



• Small-signal parameter domain

Y-parameters, g-parameters, amplifier parameters, ...

- Model Parameters and Operating Point (MPOP)
- Small-signal analysis naturally results in small-signal parameter domain
- More insight often in MPOP domain
- Mixed-parameter domains possible but often difficult to obtain insight


#### Parameter Domains for Small-Signal Models for Any Devices

• Small-signal parameter domain

Y-parameters, g-parameters, amplifier parameters, ...

• Model Parameters and Operating Point (MPOP)

Example: Give  $A_V$  for basic amplifier in ss parameter domain and MPOP domain




Small-Signal parameter domain

$$A_{V} = rac{v_{OUT}}{v_{N}} = -g_{m}R$$

**MPOP** domain


$$A_{V} = rac{v_{OUT}}{v_{N}} = -2rac{l_{DQ}R}{V_{EB}}$$

## Consider Common Emitter/Common Source Two-port Models



- Will focus on Bipolar Circuit since MOS counterpart is a special case obtained by setting  $g_{\pi}=0$
- Will consider both two-port model and a widely used application


## **Basic CE/CS Amplifier Structures**



Can include or exclude R and R<sub>1</sub> in two-port models (of course they are different circuits)

The CE and CS amplifiers are themselves two-ports !


#### Two-port model for Common Emitter Configuration



 $\{R_i, A_{V0} \text{ and } R_0\}$ 


Two-Port Models of Basic Amplifiers widely used for Analysis and Design of Amplifier Circuits

Methods of Obtaining Amplifier Two-Port Network



- 1.  $v_{\text{TEST}}$  :  $i_{\text{TEST}}$  Method
- 2. Write  $v_1 : v_2$  equations in standard form  $v_1 = i_1 R_{IN} + A_{VR} v_2$  $v_2 = i_2 R_0 + A_{V0} v_1$
- 3. Thevenin-Norton Transformations
- 4. Ad Hoc Approaches

## Two-port model for Common Emitter Configuration




By Thevenin : Norton Transformations

$$R_{in} = \frac{1}{g_{\pi}}$$
  $A_{V0} = -\frac{g_m}{g_0}$   $R_0 = \frac{1}{g_0}$   $A_{VR} = 0$ 

Two-Port Models of Basic Amplifiers widely used for Analysis and Design of Amplifier Circuits

Methods of Obtaining Amplifier Two-Port Network







- 1.  $v_{\text{TEST}}$  :  $i_{\text{TEST}}$  method
- 2. Write  $v_1 : v_2$  equations in standard form  $v_1 = i_1 R_{IN} + A_{VR} v_2$  $v_2 = i_2 R_0 + A_{V0} v_1$
- 3. Thevenin-Norton Transformations
- 4. Ad Hoc Approaches

#### **Two-port model for Common Emitter Configuration**


Alternately, by  $v_{\text{TEST}}$  :  $\mathbf{i}_{\text{TEST}}$  Method



 $\{R_{in}, A_{V0} \text{ and } R_0\}$ 



 $\{R_{in}, A_{V0} \text{ and } R_0\}$ 




 $\{R_{in}, A_{V0} \text{ and } R_0\}$ 

# Impedance Range and Classification

The terms "High Impedance" and "Low Impedance" are often used

Whether an impedance is considered high or low or mid-range is a relative assessment

When building MOS or BJT amplifiers, the following relative notation of impedance levels is often useful (though there may be some extreme applications where even this notation is not standard)




#### Impedance Range and Classification

Ideal Port Impedance of the four basic amplifiers

Amplifier Type	$R_{IN}$	R <sub>OUT</sub>
Voltage	8	0
Current	0	8
Transconductance	8	8
Transresistance	0	0

## Two-port model for Common Emitter Configuration



In terms of small signal model parameters:

$$R_{in} = \frac{1}{g_{\pi}}$$
  $A_{V0} = -\frac{g_m}{g_0}$   $R_0 = \frac{1}{g_0}$   $A_{VR} = 0$ 


In terms of operating point and model parameters:

$$\mathsf{R}_{i} = \frac{\beta \mathsf{V}_{t}}{\mathsf{I}_{CQ}} \qquad \mathsf{A}_{V0} = -\frac{\mathsf{V}_{\mathsf{AF}}}{\mathsf{V}_{t}} \qquad \mathsf{R}_{0} = \frac{\mathsf{V}_{\mathsf{AF}}}{\mathsf{I}_{CQ}} \qquad \qquad \mathsf{A}_{\mathsf{VR}} = \mathbf{0}$$

Characteristics:

- Input impedance is mid-range
- Voltage Gain is Large and Inverting
- Output impedance is large
- Unilateral
- Widely used to build voltage amplifiers


#### **Common Emitter Configuration**




## **Common Emitter Configuration**

#### Consider the following CE application

(this will also generate a two-port model for this CE application)




This circuit can also be analyzed directly without using 2-port model for CE configuration (use standard 2-port transistor model instead)



## **Common Emitter Configuration**

#### Consider the following CE application

(this is also a two-port model for this CE application)



Operating point and model parameter domain

$$\mathsf{A}_{v} \stackrel{g_{o} << g_{c}}{\cong} - g_{m} \mathsf{R}_{\mathsf{C}}$$

Small-signal parameter domain

$$\mathsf{R}_{\mathsf{out}} = \frac{1}{g_0 + g_C} \stackrel{g_0 < < g_c}{\cong} \mathsf{R}_{\mathsf{C}}$$

$$R_{in} = r_{\pi}$$


$$A_{v} \stackrel{g_{o} << g_{c}}{\cong} -\frac{I_{CQ}R_{C}}{V_{t}}$$
$$R_{out} \stackrel{g_{o} << g_{c}}{\cong} R_{C}$$
$$R_{in} = \frac{\beta V_{t}}{I}$$

 $A_{VR} = 0$ 

Characteristics:

- Input impedance is mid-range
- Voltage Gain is large and Inverting
- Output impedance is mid-range
- Unilateral
- Widely used as a voltage amplifier

## Common Source/ Common Emitter Configurations




Characteristics:


- Input impedance is mid-range (infinite for MOS)
- Voltage Gain is Large and Inverting
- Output impedance is large
- Unilateral
- Widely used to build voltage amplifiers

## **Common Source/Common Emitter Configuration**


Widely used CE application (but also a two-port)



## Consider Common Collector/Common Drain Two-port Models




- Will focus on Bipolar Circuit since MOS counterpart is a special case obtained by setting  $g_{\pi}=0$
- Will consider both two-port model and a widely used application



 $\{R_{iX}, A_{V0}, A_{V0r} \text{ and } R_{0X}\}$ 

Two-Port Models of Basic Amplifiers widely used for Analysis and Design of Amplifier Circuits


Methods of Obtaining Amplifier Two-Port Network



1.  $v_{\text{TEST}}$ :  $i_{\text{TEST}}$  Method



- 2. Write  $v_1 : v_2$  equations in standard form  $v_1 = i_1 R_{IN} + A_{VR} v_2$  $v_2 = i_2 R_0 + A_{V0} v_1$
- 3. Thevenin-Norton Transformations
- 4. Ad Hoc Approaches



Applying KCL at the input and output node, obtain


$$i_{1} = (\boldsymbol{v}_{1} - \boldsymbol{v}_{2})g_{\pi}$$
  

$$i_{2} = (g_{m} + g_{\pi} + g_{o})\boldsymbol{v}_{2} - (g_{m} + g_{\pi})\boldsymbol{v}_{1}$$

These can be rewritten as

$$\boldsymbol{v}_{1} = i_{1}\boldsymbol{r}_{\pi} + \boldsymbol{v}_{2}$$
$$\boldsymbol{v}_{2} = \left(\frac{1}{g_{m} + g_{\pi} + g_{o}}\right)\boldsymbol{i}_{2} + \left(\frac{g_{m} + g_{\pi}}{g_{m} + g_{\pi} + g_{o}}\right)\boldsymbol{v}_{1}$$


Standard Two-Port Amplifier Representation




 $v_1$  :  $v_2$  equations in standard form


It thus follows that

$$\mathsf{R}_{\mathsf{iX}} = \mathsf{r}_{\pi} \qquad \mathsf{A}_{\mathsf{VOr}} = 1 \qquad \mathsf{R}_{\mathsf{0X}} = \left(\frac{1}{g_m + g_\pi + g_o}\right) \qquad \mathsf{A}_{\mathsf{VO}} = \left(\frac{g_m + g_\pi}{g_m + g_\pi + g_o}\right)$$






- Input impedance is mid-range (infinite for MOS)
- Voltage Gain is nearly 1
- Output impedance is very low
- Slightly non-unilateral (critical though in increasing input impedance when R<sub>E</sub> added)
- Widely used as a buffer




Consider the following popular CC application


Determine  $R_{in}$ ,  $R_0$ , and  $A_V$ 

(this is not asking for a two-port model for the CC application ;  $\ R_{in}$  and  $A_{V}$  defined for no additional load on output,  $R_{o}$  defined for short-circuit input )




#### Alternately, this circuit can also be analyzed directly







#### Alternately, this circuit can also be analyzed directly (continued)



$$\mathsf{R}_{\mathsf{out}} = \frac{1}{g_m + g_\pi + g_o + g_{RE}} \stackrel{g_{\varepsilon} < g_m}{\cong} \frac{1}{g_m}$$



## Common Collector Configuration with R<sub>c</sub>




It can be readily shown that unless  $R_C$  is very large, it has little effect on the performance and have same expressions for  $A_V$ ,  $R_{IN}$ , and  $R_{OUT}$ 

$$\mathsf{A}_{\mathsf{V}} \cong \frac{g_m}{g_m + g_E} = \frac{\mathsf{I}_{\mathsf{CQ}}\mathsf{R}_{\mathsf{E}}}{\mathsf{I}_{\mathsf{CQ}}\mathsf{R}_{\mathsf{E}} + \mathsf{V}_{\mathsf{t}}} \cong 1$$

$$R_{in} \cong r_{\pi} + \beta R_{E}$$
$$R_{out} \cong \frac{1}{g_{m}}$$


Intuitively this can be expected since if  $g_0$  is neglected,  $R_C$  is in series with a current source in the ss BJT model

 $V_{DD}$ 



• Not completely unilateral but output-input transconductance (or  $A_{Vr}$ ) is small and effects are generally negligible though magnitude same as  $A_V$ 

## **Common Collector/Common Drain Configurations**



## Consider Common Collector/Common Drain Two-port Models

**Common Emitter Common Source** Remains to study the Common Base/Common Gate configuration Common Gate Common Base **Common Collector Common Drain** 

- Will focus on Bipolar Circuit since MOS counterpart is a special case obtained by setting  $g_{\pi}=0$
- Will consider both two-port model and a widely used application



## Stay Safe and Stay Healthy !

# End of Lecture 31